Improve decoupling capacitor partition layout

[EmergentKnowledgeGroup]

/claim #15

Summary

• Preserve power/ground net membership for decoupling-cap-only partitions when cap pins inherit those nets through strong connections to the main chip.
• Add a deterministic fast path for partitionType === "decoupling_caps" in SingleInnerPartitionPackingSolver, producing a centered, natural-order capacitor row with decouplingCapsGap spacing.
• Lazy-load the LayoutPipelineSolver06 debugger component so tests can import the fixture problem without eagerly loading stale viewer exports.

Tests

• bun test tests/ChipPartitionsSolver.test.ts tests/PackInnerPartitionsSolver/SingleInnerPartitionPackingSolver.test.ts
• bun test
• bun run format:check
• bun run build
• git diff --check

[vercel]

@EmergentKnowledgeGroup is attempting to deploy a commit to the tscircuit Team on Vercel.

A member of the Team first needs to authorize it.