synopsys-design

Here are 2 public repositories matching this topic...

arm-education / VLSI-Fundamentals-Education-Kit

Education kit for teaching VLSI fundamentals through practical microprocessor design using industry EDA tools (educational)

arm verification computer-engineering hardware-designs vlsi teaching-materials electrical-engineering cadence-virtuoso cmos physical-design microprocessor-implementation synopsys-design devices-circuits-materials eda-tools education-kit

Updated May 30, 2025
HTML

rohaansch / liberty-parser

Star

A pure-Python parser for Liberty (.lib) files — extracts cell timing, power, and pin data from standard-cell and pad libraries for EDA automation workflows.

timing liberty synopsys ccs timing-analysis synopsys-design nldm

Updated Apr 2, 2026
Python

Improve this page

Add a description, image, and links to the synopsys-design topic page so that developers can more easily learn about it.

Curate this topic

Add this topic to your repo

To associate your repository with the synopsys-design topic, visit your repo's landing page and select "manage topics."

Learn more

Provide feedback

Saved searches

Use saved searches to filter your results more quickly