Skip to content
View awshammad04's full-sized avatar

Block or report awshammad04

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Maximum 250 characters. Please don't include any personal information such as legal names or email addresses. Markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Pinned Loading

  1. c-text-editor-undo-redo c-text-editor-undo-redo Public

    Menu-driven C text editor (word-based) that loads text from a file, supports insert/remove operations, and implements Undo/Redo using stacks (plus a queue for sentence processing), then saves resul…

    C

  2. computer-networks-socket-programming computer-networks-socket-programming Public

    ENCS3320 Computer Networks Project: network commands + Wireshark DNS analysis, a socket-based web server, and a TCP/UDP hybrid multiplayer guessing game (with full report/spec PDFs).

    HTML

  3. mips-binpacking-ff-bf mips-binpacking-ff-bf Public

    MIPS Assembly implementation of Bin Packing using First-Fit (FF) and Best-Fit (BF), reading items from a text file and writing bins to output_file.txt.

    Assembly

  4. os-scheduling-deadlock-simulation os-scheduling-deadlock-simulation Public

    Python OS simulation with Round Robin scheduling (quantum), I/O bursts, resource request/free operations, deadlock detection using a Resource Allocation Graph (cycle detection), recovery, and Gantt…

    Python

  5. package-load-optimization-ga-sa package-load-optimization-ga-sa Public

    Python package-to-vehicle assignment optimizer with a CustomTkinter GUI, using Genetic Algorithm (GA) and Simulated Annealing (SA) to minimize route distance with capacity/priority penalties (inclu…

    Python

  6. verilog-6bit-comparator-signed-unsigned verilog-6bit-comparator-signed-unsigned Public

    Gate-level (structural) and behavioral 6-bit comparator in Verilog supporting signed/unsigned mode via select S, with exhaustive testbench validating all 64×64 input combinations (ENCS3310).

    Verilog