We read every piece of feedback, and take your input very seriously.
To see all available qualifiers, see our documentation.
$ nix develop -c mill %NAME%.runMain %NAME%.EmitVerilog
A template repository for creating Chisel project.
There was an error while loading. Please reload this page.