SDC Request

[verilogdev]

We would like to synthesize this design , are there any proven constraints available for the same.

[DiyouS]

Unfortunately, we have not yet run synthesis on the design in the open-sourced PDK. We cannot open-source constraints for a commercial PDK.
But there is no special constraint requirement for the design, except the fpu module (fpnew) may need retiming.